The hardware cache set

A subset of the Intel micro-code limited to address space of cache, and enabled via hardware lock to thus simplify closure. The compiler targets pipeline control conditions, subset enabled, fastest path insured.